This paper describes an algorithm for simultaneous gate sizing and fanout optimization along the timing-critical paths in a circuit. First, a continuous-variable delay model that captures both sizing and buffering effects is presented. Next, the optimization problem is formulated as a non-convex mathematical program. To manage the problem size, only a small number of critical paths are considered simultaneously. The mathematical program is solved by a non-linear programmingpackage. Finally, a design flow based on iterative selection and optimization of the k most critical paths in the circuit is proposed. Experimental results show that the proposed flow reduces the circuit delay by an average of 9.2% compared to conventional flows that separate gate sizing from fanout optimization.
Introduction
Timing constraints in modem VLSI circuits are becoming increasingly tighter. Gate sizing and fanout optimization techniques are widely used to meet these constraints. Gate sizing reduces the circuit delay by adjusting the gate sizes and hence their drive strengths and input capacitances. Fanout optimization achieves circuit delay reduction by speeding q~ the timingcritical signals through insertion of sized buffers. Gate sizing methods can be classified into two categories: discrete and continuous. Discrete sizing methods only allow a set of discrete sizes for each gate. They use combinatorial algorithms or stochastic search to determine the best size for each gate [l] . Continuous sizing methods on the other hand assume that gate sizes are continuous variables and then use mathematical programming to formulate and solve the optimization problem [2] . Continuous sizing methods have a more global view of the solution space and hence tend to achieve better initial results. The final quality may however degrade after the round off step, which is required because in reality there are only discrete sizes allowed for each gate in the ASIC library. In today's ASIC design process however, the number of available gate sizes in standard gate libraries is increasing, so the rounding error is becoming smaller. Furthermore, the advent of on-the-flysynthesized gate libraries is helping to alleviate this problem further. Fanout optimization methods are usually applied in a circuit one net at a time. They can again be divided into discrete buffer sizing and continuous buffer sizing. The discrete buffer sizebased fanout optimization problem has been proven to be Np complete [3] . Most of the previous work in this category hence assumes a fixed template for the buffer tree [4] . Using a buffer library with continuous sizes greatly simplifies the fanout optimization problem [5] . Traditionally, gate sizing and fanout optimization are done individually and at different stages in the design process. This sequential flow can adversely affect the circuit performance as illustrated in the examde below. In Figure 1 (a), assume that g , gI lie on a timing-critical path.
(Object sizes in the schematic represent the actual gate sizes in the circuit.) Furthermore, assume that the required times forg, to g4 are in increasing order. Starting from this configuration, a gate sizing tool will likely size down the non-critical sinks,g, tog4 to improve the critical path's timing as shown in Figure l(b) . On the other hand, starting from the configuration in Figure 1 (a), a fanout optimization tool will likely build the buffer tree shown in Figure 1 (c) to isolate the non-critical gates from gi. It is possible that in Figure 1 (b) even though g3, g4 are sized down to their minimum allowed sizes in the library, their output arrival times are still earlier than their required times. So in fact, as in Figure 1 (c), buffer b, can be inserted to improve the arrival time at output ofgI. Similarly, in Figure 1 (c), ifg,, g4 are sized down, buffer b, can be removed without violating the timing requirement at output ofg,. The gate-sizing tool cannot however add bI in the same way that the fanout optimization tool cannot size down g3, g4. From this example, we can see the shortcomings of separating the gate sizing and fanout optimization steps. Because each step tries to make use of all the freedom in the optimization space, it does not leave much optimization opportunity for the other. At the same time, each step is limited in the kind of optimization that it can perform. By combining these two steps into one integrated step, we enlarge the solution space and achieve more optimized results. An interleaved buffer insertion and transistor-sizing algorithm is proposed in [6] . 
Timing Analysis
Let directed graph G(K A) represent the net list of a circuit. The vertex set Vrepresents the set of gates in the circuit whereas the edge set A represents the source-to-sink connections among gates. Associated with each gate gi in the circuit, there exist an actual output arrival time ai and a required output amval time ri. The circuit designer specifies arrival times for circuit inputs and required times for circuit outputs from chip level considerations. The arrival time ai is given by: ai = max((ai +di,j)/Q( q v j ) € A ) The required time ri is given by:
where dij is the delay from the output ofgi to the output ofg) gls slack time si is defined si = r i -a i . A (timing) criticalpath is a path in which the sequence of vertices (V "..., v,) that comprise the path (vi E primary inputs and vo E primary outputs), all have slack values less than or equal to zero. amval time of gi's output required time of gi's output buffer chain inserted from gi to its sink gj gain of the buffer chain buf i j number of levels of buf i j input capacitance of the first gate in buf i j intrinsic delay of gj for a signal transition from the driving strength of gj for a signal transition from the output of gi sum of input capacitances ofgj's fanout gates delay from the output ofgi to the output ofgj delay from the output of buf i j to the output ofgj delay of the buffer chain bufij.
set of gates on the k most-cntical paths set of gates that are direct fanout gates of C(k) output of gi
Gate Sizing Delay Model
The continuous-variable pin-dependent gate delay model of [7] is adopted. Equation (1) can then be rewritten as:
Buffer Insertion Delay Model
The global fanout optimization problem in conventional logic synthesis flow is solved net by net by applying a local fanout optimization algorithm. The latter problem can be expressed as: Given a source gi with arrival time ai and a set of sink gj with capacitance load cinj, polarity Pi and required time ri,find the optimum topology of buffer tree and the appropriate size for each inserted buffer to minimize the load "seen" by the source gl such that the arrival time of gj is less than rj,.
Buffer Chain Model
-1
x.. Figure 3 . Single sink buffer chain. As shown in Figure 3 , buffers buJj inserted on the link from the output ofgi to its single sinkgj, consist ofb,, b2,.. .,bXij, wherexij, denotes the number of inserted buffers between gi and&. To calculate the delay of buJj, denoted as dbuJj, the logical effort based delay model [SI is used. This model is a reformulation of the conventional RC model of CMOS gate delay. The delay of buffer b, d=z(p+gh).2 p is the parasitic delay of the gate. g is called the logical effort of the gate and depends only on the topology of the gate and its ability to produce output current. h is I For simplicity, the interconnect delay has been ignored in this formula. It is however easy to extend this formula to use a statistical wire load model based on the pin-count of the net and size of the circuit. * 7 is a scaling parameter that characterizes the semiconductor process being used. It converts the unit-less quantity @+gh) to d, which has time units. For simplicity and without loss of generality, we will drop z in the discussion that follows. called electrical effort (or gain), which is defined as load/ck.p and g are independent of the buffer sizes while cin is the input pin capacitance of the buffer. In Figure 3, hl, In this paper, we take advantage of this theorem, since by minimizing the load ofg,, the arrival time ofgi is shortened, and its driver gates are sped up. Notice that the delay from the output of gi to the output of the last level buffer bXlj is:
-
dbuA,J ='I,J(P+g' 4.J) (2)
Buffer Tree Model
Without information about the topology of the buffer tree, the delay from the net source to each net sink cannot be talculated correctly. Assume that all buffer sizes are available in the cell library, the buffer tree can be manipulated by the merge and split operations without affecting the optimality of the buffer tree [9] . These operations are illustrated in Figure 4 . Theorem (9/ If gains of bl, bll, bI2 are the same, then the timing and input capacitance properties are preserved by the mergelsplit transformations (cf. Figure 4) : As a result, the optimal fanout tree with appropriate buffer sizes may be split into a fanout-free tree, which is composed of a set of buffer chains connected at the source of the net. The reverse is obviously true too. Hence, we can build the buffer chains separately and then merge themto obtain the optimal fanout tree. Equation (2) can be extended to multiple sink buffer trees as shown in Figure 5 . Recall that for each sink gj of gi, hid is the gain of every buffer in buhj . 
Simultaneous Gate Sizing and Buffer Insertion
Delay Model To express simultaneous gate sizing and fanout optimization problem in a mathematical form, the delay model must reflect the effect of size change and possible insertion of a buffer chain.
As shown in Figure 6 , we combine the gate sizing and the buffer chain delay models. Delay dij is divided into two parts: dbuhj, which is the delay from gi's output to the buffer chain's output and dgateij, which is the delay from the buffer chain's output to As before, dbuJ;:j is calculated by Equation (2) . Notice however that previously output load of the buffer chain cinj was a known value whereas now cinj changes with gj's size. The load of gj is not determined from its direct fanout gates, instead it is determined from the input capacitance of the very first buffer in gj's output. cin the buffer chain: cbuh,k: cbuAsk = -
The complete set of de1ay.equation.s is thus summarized as: (3) is not positive semi-definite. Therefore, the delay mode is non-convex. Equation (3) describes the timing relations in the mathematical formulation of the simultaneous gate sizing and fanout optimization problem (section 3). Note when xi./ is equal to 0, it means no buffer is inserted between gi and g, and dij becomes exactly the same as Equation (1). This model consistency is of course important, because we do not assume any buffer tree template before the solution is attempted, and we do not know whether or not an inserted buffer chain bufJ exists. We let the mathematical programming package determine the value of xid, and hid, that is the best topology and size of the buffers trees. If Equations (1) and (3) were not consistent at xi,=O, for the edges with a zero-value buffer level, the real delay calculated by equation (1) would be different from the timing estimation of constraints formulated based on (3). The convergence of problem solution would therefore not be guaranteed. Other important properties of Equation (3) are its continuity and differentiability, which are indispensable to most mathematical programming packages.
Problem Formulation

Global Formulation
We would like to capture the timing relations in the whole circuit in one formulation, because such formulation would result in a globally optimized solution. The problem is stated as:
a, 2T-VVi€ PI a, <cycle VV,EPO (4) ai 2ai +dbuf,,j +dgatei,j 'd(vi,vj)e A where T, , , is the latest arrival time of all the primary inputs. In this formulation, for each gate there are two variables corresponding to its arrival time and gate size; for each edge, there are two variables corresponding to the number of inserted buffers and the buffer gain (recall that all buffers in the same buffer chain have identical electrical effort, i.e. identical gain). Suppose the number of gates is n and the number of edges is e. There are (2n+2e) variables. The number of constraints is alsoe. Observation: Equation (4) is a non-convex problem because dgateij is a non-convex function. Each constraint of Equation (4) is related to quite a small number of variables: ab ai. xij, zj, zb Xj.k and So the problem formulation is very sparse. LANCELOT [12] is especially effective in solving this kind of large-scale, non-linear, sparse problem. It has been adopted in many VLSI CAD tools and shows robustness and high efficiency. We use LANCELOT to solve Equation (4) directly on several benchmark circuits. Although LANCELOT shows good performance on this kind of problem, Equation (3) has, in worst case, O(n2) variables and constraints. Furthermore, the delay model is non-convex. These considerations make the global optimization formulation infeasible in practice for large circuits.
Critical Section Formulation
Instead of optimizing the whole circuit in one shot, we can iteratively optimize the k most-critical paths of the circuit [7] . C@) is defined as the set of gates on the k most-critical paths in the circuit. Ne&) is defined as the set of gates which are the immediate fanouts of Cfi). In each iteration, C(k) and Ne@) are identified. We only focus on optimizing them. The operations performed include gate sizing C@), fanout optimization of Cfi) and gate sizing of Ne@). Compared to only gate sizing, the topology of the critical paths is not fixed. Compared to local fanout optimization, the sinks of the critical paths are sizable, and the buffer trees are generated on the basis of whole path delay, not for a single net. By carefully controlling the boundary conditions, that is the arrival times of Ne@), solution convergence is guaranteed [7] . Note that only the gates in Cfi) and Ne@) are changed, all others are fixed, therefore the load of gates in Ne@) are not changing. So if we guarantee that the arrival time of Ne@) after optimization is no larger than the specified required time, the arrival time of the gates outside of C@) and Ne@) will not increase. This analysis ignores the reconvergent fanout issues, and hence holds only approximately. In practice however, enforcing boundary constraints for Ne@) is quite effective . where dbufJ and dgateij were given in Equation (3). 6 is a parameter to control the strictness of the arrival time requirement on Ne@). Its value is set to less than or equal to 1. We define critical edge as an edge in graph G(K A) that is driven by a gate in C@). Suppose there are n ' gates in Cfi), which introduce e ' critical edges and m ' gates in Ne@). There are 2(n '+e '+m 7 variables (arrival time and size for each gate in C@) and Ne@), buffer chain level and gain for each critical edge) in Equation (5)). In this way the problem size decreases. If the circuit is small, we can increase k to put more gates in C@). The algorithm flow is depicted in Figure 7 . First, timing analysis is performed on the circuit network. The k most-critical paths are marked The buffer trees, which are driven by C@) and built in previous iteration, are removed such that the new buffer trees can be constructed from Equation (5). The rationale for removing previously constructed buffer trees is that in this way we allow deleting redundant or non-optimal buffer trees. Next, problem formulation ( 5 ) is generated and passed on to the LANCELOT package. LANCELOT produces gate sizes, buffer chain lengths and individual buffer gains. The buffer tree for each gate in C@) is formed by recursive merging of the buffer chains on that net (c.f. section 4.2). After the fanout tree topology is decided, the algorithm determines the buffer and gate sizes. In the end, a new circuit net list is generated. The above steps are repeated until the timing constraints are met.
Algorithm
mJ
Buffer Tree Generation
After Equation (5) is solved, xij is usually a non-integral value.
In reality, a feasible solution should be an integer. Suppose pl and p . are the two nearest feasible integers considering polarity requirement of xi> We round xij to the number that satisfies the required timing constraint of gj. If both values meet (or violate) the required time demand, we pick up the value that makes cbuf i j , the input capacitance ofthe first gate in the tapered buffers buf i j , smaller. This heuristic keeps the load of the critical gate smaller, thus reducing the arrival time of critical gate. After the number of levels for each buffer chain is determined, the size of buffers are calculated from its level and gain. The size of these buffers is again in general a non-integral value, and indeed some sizes may be less than one. The merge operation is done recursively from the first level to reduce the number of buffers and increase their sizes to make them whole buffers. The advantage of merge is that it can minimize the round up error due to non-integral buffer sizes and at the same time reduce the buffer areas. Since the gain of each chain is calculated for different sinks separately, their values may not be same. The merge transform keeps the delay unchanged only when two branches have the same gain. Therefore, we define a constant E and merge two buffers as long as the difference of their gains is less than or equal to E.
Experimental Results
Our algorithm was implemented and run on Pentium-III 733MHz machine. Table 2 shows our experimental results for performing global optimization on some benchmark circuits. These results correspond to the solution to Equation (4). The initial cell count and delays for all circuits are given in Table 1 . Initially, each logic gate is mapped to the corresponding minimum size cell in the library. To make the comparison fair, we iteratively perform both buffer + sizing (B+S) and sizing + buffer (S+B). Notice that buffers inserted in iteration i are kept during sizing in iteration i+l, but they are removed before buffering in iteration i+l. The delays of the first four iterations are compared with the delay of (one-step) simultaneous bufferhizing (B/S). The gate sizing and fanout optimization techniques are described in [7] and [lo] , respectively. The B+S and S+B iterations converge to the final circuit delay only after two iterations. The percentage improvement of B/S over B+S or S+B is calculated as the delay of B/S divided by the smaller of the two delays obtained by B+S and S+B. The improvement of BIS over the sequential methods is an average of 5.1 %. The global formulation is too expensive (and indeed impractical) to apply to large circuits. Table 3 presents results of the iterative optimization method based on Equation (5). In each iteration, we choose a k value such that the k most critical paths consist of about 150 gates. For the sequential methods, we perform two local iterations of B+S or S+B on the gates in the critical section whereas for the B/S technique, we solve Equation (5) in one shot. Circuit timing is updating from one iteration to next. Examining the results for the first four circuits in Tables 2 and 3 , we note that the delay of the critical section formulation B/S is only a little bit larger than that of the global formulation B/S. Sequential methods however perform worse using the critical section formulation flow. 
Conclusions
In this paper, we introduced a new delay model fbr describing gate sizing with inserted buffers. The simultaneous gate sizing and fanout optimization problem was formulated as a non-linear programming problem and solved by LANCELOT. To control the problem size, we used an iterative flow to optimize the k most-critical paths. Merge and split operations were adopted to transform the fanout free tree to a general buffer tree. Experimental results showed that our simultaneous gate sizing and fanout optimization algorithm has an average delay improvement of 9.2% compared to conventional methods based on sequential fanout optimization and gate sizing flow.
